<< %s/G%s/Gx G> ?{Gz?TopRoute2Route3Route4Route5Route6Route7Route8 Route9 Route10 Route11 Route12 Route13Route14Route15BottomPadsViasUnroutedDimensiontPlacebPlacetOriginsbOriginstNamesbNamestValuesbValuestStopbStop tCream bCream!"tFinish"!bFinish#$tGlue$#bGlue%&tTest&%bTest'( tKeepout(' bKeepout)* tRestrict*) bRestrict++ vRestrict,,Drills--Holes..Milling//Measures00Document11Reference34tDocu43bDocu[[Nets\\Busses]]Pins^^Symbols__Names``Values8kopampsopamps7U{xpx6_DIP8<#!"%$6pu<#!"%$6_SO8<#$!"%-G$2-@G$17xLT12066Y<-8cG$17Uصx˵x6_DIP8<6<6_SO8<-G$17opamps--OPA+-,@XȜ-IN,@X8c+IN,@)OUT1_8c>" >NAME1`8c9" >VALUE"^,k|,kjJ"^^R8c8c"^^RȜȜ"^ȜpȜΗ"^Ȝ4gȜ9"^p9p"^9p99"^99p,@Ȝ)V+,@ȜXUV-1]d V+1]d  V- -1OPA,@XȜ-IN,@X8c+IN,@)OUT1_8c>" >NAME1`8c9" >VALUE"^,k|,kjJ"^^R8c8c"^^RȜȜ"^p9p"^9p99"^99p--x,@pԔCOMP,@XȜ-IN,@X8c+IN,@)OUT,@XVSD1_vB" i>NAME1`8c9" i>VALUE"0^,k|,kjJ"0^^R8c8c"0^^RȜȜ"0^ȜpȜΗ"0^Ι9"0^Ȝ4gȜ9"3^8cԔ4e1]1| iON11]|8c iON21]19 iOPT"0^p9p"0^9p99"0^99p,@Ȝ)V+,@ȜXUV-1]d V+1]d  V-jopamps66DIP-8*,kԔA1*,k1A2*Ԕ,kA5*ԔdA6*,kdA3*,k,kA4"0p9pp"09p99"0p98c9"0pp8cp"09pȜp"0Pp'p 12|( >VALUE1,k>(>NAME*Ԕ1A7*ԔԔA8"08cp8c9"08cp'p"08c9Ȝ9"0ȜpȜ9"0ȜpPp"0Ȝ999 B9 xx"3ԔԔ^R"3Ԕzz"3z>"3>>"3>z"3zz*8c2*4*Ȝ6*,kԔ1*,k13*,kd5*,k,k7,66?x2x*,kԔA1*,k1A2*Ԕ,kA5*ԔdA6*,kdA3*,k,kA4"p9pp"9p99"p98c9"pp8cp"9pȜp"Pp'p 12|( >VALUE1,k>(>NAME*Ԕ1A7*ԔԔA8"8cp8c9"8cp'p"8c9Ȝ9"ȜpȜ9"ȜpPp"Ȝ999+Ι 5%8A+2f 5%1A+2Ι 5%7A+Ι 5%6A+22f 5%2A+2f 5%3A+jJΙ 5%5A+jJ2f 5%4A",k"2tE2~@"2~@d1"d1,k1%"LY'"LY'ԔԔ"jJtEd"d,k,k"tE,kd"2Ԕ1"1d"1dԔd"jJzԔzi`SOIC-8+ΙjJ )+ 1+2fjJ )+ 8+Ι )+ 2+Ι2 )+ 3+2f )+ 7+2f2 )+ 6+Ι )+ 4+2f )+ 5"33D\"3nF"33nFnFD\1c(>VALUE1](>NAME%NrF "3nFD\D\&3Ȝ6B^ &3Ȝ, &3ȜZ &3Ȝn &3TU68cB^ &3TU8c, &3TUZ8c &3TU8cn {DUAL-OPAMPGeneric 2-channel DIP-8 opamp_DIP8_SO8Linear Technology LT1206 CFB op-amp with shutdownSINGLE-OPAMPGeneric single-channel op-amp_DIP8_SO8OPA-COMP-SDTO-220-77-pin staggered lead variant of TO-220DIP-8_SOIC-8Combined DIP-8 and SOIC-8 footprint For chips available in both packages, with the same pinout. DIP-8 on top side of board, SOIC-8 on bottom.SOIC-8r